# Design of a silicon charge detector readout system for beam test\*

Xuan Liu, <sup>1,2</sup> Dong-Yu Wang, <sup>1</sup> Wen-Xi Peng, <sup>2</sup> Rui Qiao, <sup>2</sup> Meng-Long Wu, <sup>1</sup> Ming Huang, <sup>1</sup> Ya-Qing Liu, <sup>2</sup> Dong-Ya Guo, <sup>2</sup> and Ke Gong<sup>2</sup>, <sup>†</sup> 

<sup>1</sup>North China University of Technology, Beijing 100144, China 

<sup>2</sup>Key Laboratory of Particle Astrophysics, Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China

The High Energy cosmic-Radiation Detection facility (HERD) is a planned experiment on the Chinese Space Station. The Silicon Charge Detector (SCD), one of the sub-detectors in HERD, is used to detect cosmic-ray nuclei with high charge resolution. In this work, we present a compact readout electronics system of SCD that was designed for the HERD heavy ion beam test. It consists of front-end readout electronics with 200 input channels, data acquisition and data management electronics. The test results showed that the SCD readout system had a low noise with a silicon strip detector connected, the dynamic range can be extended from 200 fC to 1200 fC and the cosmic ray test performed as expected.

Keywords: HERD, Silicon charge detector, Readout electronics

#### I. INTRODUCTION

Cosmic Ray (CR) detection remains in the forefront of intense research and is represented by sophisticated experiments dedicated to the clarification of their origin, accels eration and propagation mechanisms in the Universe [1, 2]. Great insight was obtained from the investigation of CRs over multiple past decades, leading to a deeper understanding of the intrinsic interactions constituting the fields of Particle and Astroparticle Physics. Although important results have been acquired by indirect (ground-based) experiments over the years, there is an imminent need to explore highly energetic CR particles from GeV up to PeV and gamma-rays via direct observations, carried out by space-borne instruments.

The High Energy cosmic Radiation Detector (HERD) is a prominent space-borne instrument to be installed on-board the Chinese Space Station (CSS) around 2027 [3, 4]. The main scientific objectives of HERD include the search for signals of dark matter annihilation products, precise cosmic ray spectrum and composition measurements up to the knee energy, and high energy gamma-ray monitoring and survey [5–21, 7]. The data gathered from the HERD detectors can provide valuable information for developing radiation shielding technologies and mitigating the risks posed by cosmic radiation during long-duration space missions. The HERD project also holds significant implications for fundamental physics research. By studying the properties of cosmic rays, researchers can probe the boundaries of particle physics.

HERD is designed around a segmented, 3-D imaging calorimeter (CALO) [8–11]. Such a design ensures detection of impinging radiation from both its top and 4 lateral sides. Surrounding the calorimeter, a silicon tracker is situated on top active sides above the calorimeter [12]. Subsequently,

33 a Plastic Scintillator Detector (PSD) covering the calorime-34 ter and tracker, will provide gamma-ray and charged particle triggers, together with an additional level of charge measurement [13, 14]. Additionally, further enhancing charge measurement precision, the Silicon Charge Detector (SCD) 38 comprehensively covers all sub-detectors [15]. To effectuate 39 energy calibration of nuclei in the TeV region, a Transition 40 Radiation Detector (TRD) is placed on one of HERD's lateral 41 faces. Consequently, an order of magnitude upgrade in accep-42 tance can be obtained by a novel design with advanced detec-43 tor techniques fulfilling all physics requirements, while main-44 taining a manageable payload for a space mission. For the 45 first time, an acceptance  $> 3 \text{ m}^2\text{sr}$  for electrons and gamma-46 rays and of  $> 2 \text{ m}^2 \text{sr}$  for protons and nuclei will be achieved 47 in a space mission, which will insure the collection of a sig-48 nificative statistics up to the highest energies.

Since silicon strip detector have the characteristics of low 50 noise, good linearity, excellent position and energy resolu-51 tion, they are widely used in high-energy physics, nuclear <sub>52</sub> physics, and space missions [16–20]. Which is why the SCD 53 is based on several silicon strip detectors. The SCD is the out-54 ermost detector of the HERD. The SCD is required to detect 55 the cosmic-ray charge from  $Z = 1 \sim 28$  with resolution typi-<sub>56</sub> cally better than 0.3 c.u. @ Z = 6. In physics, Z refers to the 57 atomic number, and c.u. is used as a unit of measurement of charge, referring to the charge of one electron. The flight configuration of the SCD will consist of five thin detector units. One unit, the SCD placed on the TOP side, active area is a  $1.536 \times 1.536 \text{ m}^2$  square, while the other units, the SCD situated on the side faces, measure at  $1.536 \times 0.768 \text{ m}^2$ . Each SCD unit consists of eight layers of single-sided silicon strip detectors. The number of silicon strip detectors used for each 65 layer is 256 on the top and 128 on the sides. The total active 66 area of the SCD is approximately 60 m<sup>2</sup>. The adjacent layers 67 are installed in orthogonal directions to identify the charge and trajectories of incoming charged particles. This selection ensures a low level of cosmic ray nucleonic fragmentation can be achieved, leading to a decrease in systematic uncertainties while providing a vital charge measurement [21, 22]. Each 72 orthogonal plane pair is composed of a supporting structure made of carbon fiber skins and an aluminum honeycomb core.

<sup>\*</sup> Project is supported by the Young Scientists Fund of the National Natural Science Foundation of China (No. 11903037), the States Key Project of Research and Development Plan (2021YFA0718404, 2022YFF0503302), the National Natural Science Foundation of China (Projects: 12061131007), the CNSA program D050102

<sup>†</sup> Corresponding author, gongk@ihep.ac.cn

75 proximately 500000 channels), we chose an ASIC as the 119 electric field, the electrons and holes drift in two directions, 76 front-end readout chip. A highlight of this work is the ex- 120 and the silicon stripes rapidly collect charge information. The evaluate the performance of the SCD detectors in the beam 124 to increase the detection area [30, 31]. 80 test, we developed a set of readout electronics for the SCD 81 prototype. In this study, we will firstly introduce the SCD 82 83 prototype in brief, and present the detailed design of the readout system. Lastly, the test results will be shown. By analyz-85 ing and presenting the test results in detail, we aim to evaluate 86 the performance of the readout system of the SCD prototype.

# THE SCD PROTOTYPE

87




Fig. 1. Layout of the silicon strip sensor

The detector prototype is composed of an AC-coupled 89 single-sided silicon strip detector with an active area of 6 cm 131 90 silicon was chosen as a good compromise between the de-91 92 tection efficiency of incident particles that needs high thick-93 nesses and the noise induced by the collection of charges pro-94 duced by the interaction of the charges that increases with in-95 creasing thickness. Fig. 1 illustrates a cross section of the sil-<sub>96</sub> icon sensor. The surface of the silicon strip detector is a layer P<sup>+</sup> silicon microstrips covered with a thin aluminum film, 139 tor, and a heavily doped N<sup>+</sup> layer and a backside electrode 141 temperature and performance. at the bottom [24]. By applying a sufficiently large reverse 142 drift charge carriers inside becomes very low. At this point, 144 ASIC control signal level conversion and fan-out modules, an the electric field in the sensitive area approximately follows 145 FPGA, TTL trigger modules, synchronous trigger modules, a linear distribution, and the amount of charge absorbed by 146 USB modules, power conversion modules, and high-voltage the electrode is proportional to the energy deposited by the 147 modules. Acting as the central processing unit, the FPGA incident particles [25]. The SCD has 400 implant strips with 148 governs the entire electronic system, receiving and relaying a pitch of 80  $\mu$ m. There are two regions with different widths 149 commands from the host computer, packaging scientific data of implant strip, one is 60  $\mu$ m and the other is 25  $\mu$ m. Their 150 and then transmitting them to the host computer. internal coupling capacitance is 575 pF and 241 pF. The full 151 114 formed with the so called floating strip approach, where a cer- 156 trical connections. The dimensions of the unpackaged die tain number of the implanted strips are not read out [26, 27]. 157 IDE1140 are 6.5 mm  $\times$  6.2 mm, with 64 wires to be laid out 116 When high-energy particles hit the silicon strip detector and 158 within the 6.2 mm width of the chip. The spacing between

To read out a very large number of detector signals (ap- 118 ates electron-hole pairs. Under the influence of the external pansion of the dynamic range from 200 fC to 1200 fC. To 121 charge information will be used to infer the trajectory and enfacilitate the detection of particles with Z = 28, we also stud- 122 ergy of the incident particle [28, 29]. In the HERD project, the charge sharing of silicon strip detectors [23]. In order 123 multiple silicon strip detectors will be cascaded into an array




Fig. 2. Structure of the electronic system

To achieve low power consumption and high integration, the electronics of the prototype is divided into two parts: the front-end readout electronics (FEE) and the back-end data acquisition (DAQ), as shown in Fig. 2.

The FEE board comprises an silicon strip detector, two sets of ASIC arrays, two sets of differential amplification circuits, and a temperature acquisition module. Three ASICs are cas-3.2 cm, and the thickness is 320  $\mu$ m. The thickness of the 132 caded into an array to amplify and read out the charge signals 133 from the SCD. The differential amplification circuits process 134 the differential analog current signals outputted by the ASIC 135 array before they enter the DAQ board. Temperature changes 136 affect the detector's performance. Generally, as temperature rises, the resistivity of silicon decreases, and the rate of generation of carriers increases, which may lead to increased noise or decreased sensitivity of the detector. It is necessary to meawith N-type silicon serving as the sensitive area of the detec- 140 sure the temperature and analyze the relationship between

The DAQ board consists of two sets of differential convervoltage to the bar-shaped PN junction, the concentration of 143 sion modules, two sets of ADC modules, calibration modules,

The SCD and charge sensitive preamplifier IDE1140 which depletion voltage of SCD is around 30 V and the operating 152 produced by IDEAS are bonded to the FEE circuit board usbias voltage is set to 80 V. To reduce the number of the read- 153 ing conductive adhesive [32]. Employing a fully automated out channels while maintaining a satisfactory performance 154 wire bonding machine, the pins of SCD and IDE1140 are in terms of spatial and charge resolution the readout is per- 155 wire-bonded to the solder pads on the PCB to establish elec-117 interact with the sensitive area, the deposited energy gener- 159 adjacent wires is less than 100 µm, balancing the processing




Fig. 3. a Internal architecture of the IDE1140. b Differential amplification circuit

to prevent oxidation, enhancing the stability of wire bonding. 199 not necessary to connect any sensor. This mode connects

164 and the entire FEE board needs to be sealed inside a shield- 201 via a switch controlled by the bit-register. Also, in this case, 165 ing enclosure. A shielding enclosure has been designed for 202 only one channel can be calibrated at the same time. The has a low mass-to-weight ratio, ensuring minimal impact on 205 charge signals are injected into the corresponding IDE1140

173 to the design of the FEE and DAQ. Besides, a minimum front- 210 and samples the Gaussian-like signal at its peak by setting end readout board (miniFEE) was designed to test dynamic 211 a proper hold time. Usually, after the peak is reached (6.5 175 range and load noise. Only one ASIC is wire-bonded on the  $212 \mu s$ ), an external "hold" signal should be applied to sample miniFEE board, without silicon detectors.

# THE DESIGN OF THE FRONT-END

177

182

The main function of FEE is to amplify the analog signal detected by the silicon strip detector. The FEE is composed of two ASIC arrays and differential amplification circuits, as shown on the left of Fig. 2.

Considering the dynamic range, noise level and power consumption, IDE1140 is selected as the front-end readout chip. 223 This chip has 64 readout channels, large dynamic range (- 224 fied and converted to a pair of differential voltage signals by 200 fc to +200 fc), low noise (139 e<sup>-</sup> for 0 pF input), and 225 the differential amplification circuit as shown in Fig. 3b. The low power consumption (0.29 mW/channel). This chip im- 226 differential current signals outputted by the ASIC are individplement 64 parallel charge sensitive preamplifier (CSA) and 227 ually directed into a transistor, converting the current signals shaper circuit, with multiplexed analog readout, calibration 228 into voltage signals. Subsequently, they enter differential amfacilities, and internally generated biases [33]. The pulse 229 plification circuits where the signals are amplified to fit within height from all channels can be sampled simultaneously and 230 the voltage range of the ADC, maximizing the utilization of switched via an analog multiplexer to one differential analog 231 the ADC's dynamic range. Decreasing the resistance values current output buffer. In the FEE, three IDE1140 chips are 292 of the feedback resistors R3 and R4 can diminish the gain of connected in a daisy-chain. 193

195 mal mode and test mode of IDE1140 can be controlled ex- 235 encounter electromagnetic interference or other external dis-196 ternally by a "test\_on" signal. The normal mode is that the 236 turbances, resulting in additional common noise on the sig-

160 difficulty of the PCB and the robustness of the bonding. The 197 64 inputs are connected to a sensor, which delivers electrisolder pads utilize a chemical nickel-palladium-gold process 198 cal charges to the pre-amplifier inputs. In test mode, it is The silicon detector section requires shading protection, 200 the pulse input generated by the DAC circuit to the cal pad the FEE, with a carbon fiber exterior. This design achieves 200 chip includes a 2 pF calibration capacitor for testing. When both protection and light shielding. Moreover, carbon fiber 204 an electron-hole pair is formed in the silicon detector, the incident radiation. During beam experiments, the beam will 206 input channel. These signals are amplified by the CSA, and strike a fixed area of the silicon detector. To reduce mass, the 207 then pass through a slow shaper circuit to broaden the sigbackside of the silicon detector on the FEE is hollowed out. 208 nal peak, forming a Gaussian-like signal. The "hold" signal The following sections will provide a detailed introduction 2009 is used to control the sample-and-hold circuit, which holds 213 the value. 64 channel's outputs can be switched in the mul-214 tiplexer that is controlled by a bit-register. The "shift\_in\_b" 215 and "ckb" signals are used to control the bit-register, which 216 can perform a sequential read-out. The multiplexer output is buffered and can be read out at the signals "outp" and "outm". Only one of the switches in the mux can be "on" at a time, 219 meaning that the chip's output can only display one channel 220 at a time. The logic part of the chip can be reset either by applying the "dreset" or, simply by running through a normal read-out once.

The differential current signals from the ASIC are ampli-233 the front-end circuit, thereby expanding the measurement's Fig. 3a shows the architecture of IDE1140 [34]. The nor- 234 dynamic range. During signal transmission, signal lines may

237 nal lines. The utilization of differential amplification circuits 238 aids in reducing common noise caused by factors such as poor 239 grounding and power supply.

# IV. BACK-END DATA ACQUISITION AND CONTROL **SYSTEM**

240

242

243

262

263

265

#### DAQ design

The input of the DAQ requires connection to a silicon 244 charge detector the scientific data output rate is 10 Mbps, 245 and the external trigger enters the DAQ through an I<sup>2</sup>C inter-246 face. The analog-to-digital conversion, the data packaging, the charge inject function as well as the data transmission are 291 using a 12-bit serial ADC chip, AD7476, as shown in Fig. 4a. all done by DAQ. The DAQ board includes an FPGA, ADC 292 Biasing is applied to the operational amplifier during the conmodule, calibration module, trigger module, USB communi- 293 version of differential signals to single-ended signals, ensurcation module, and power supply module. Xilinx's FPGA 294 ing that the converted signals fall within the suitable ADC dychip XC3S500E has been selected as the main control chip. 295 namic range. The sliding resistor can adjust the pedestal. The The ADC chip is the AD7476 with a 12-bit serial output, 296 DAQ board has two sets of differential conversion circuits and tion of only 3.6 mW [35]. This ADC chip ensures high pre- 298 lization of the serial ADC chip AD7476 primarily stems from cision and efficiency in converting analog signals to digital 299 considerations regarding power consumption. Given that the data. For USB communication, the DAQ system relies on the 300 total number of readout channels in the SCD is approximately Cypress CY7C68013A chip. This selection is made based 301 500000, necessitating 1500 ADC chips, the power consumpon its suitability for USB interfacing tasks, providing reliable 302 tion of each ADC chip significantly impacts the overall sys-259 and high-speed communication between the DAQ board and 303 tem power consumption. Hence, the AD7476, with a power 260 the host computer. Using this chip ensures the timely and ac- 304 consumption of merely 3.6 mW (at a sampling rate of 1 MSPS curate transfer of experimental data for further analysis and 305 with a +3 V power supply), was selected for its low power processing.

The DAQ operation logic consists of four modes: self- 307 264 triggering mode, calibration mode, synchronous external trig- 308 to inject pulses of varying amplitudes into IDE1140 during gering mode, and TTL external triggering mode. The self- 300 test mode [36]. During system testing, a stable level is initriggering mode uses a 50 Hz periodic signal generated by the 310 tially outputted by the serial DAC chip TLV5638 to adjust FPGA as the internal trigger source. This mode tests the sys- 311 the amplitude of the pulse signal [37]. The output voltage tem for proper operation and acquires pedestal data through 312 of TLV5638 remains linear within the range of 0-2 V, effecmultiple events. The calibration mode uses a 10 kHz trigger 313 tively covering the dynamic range of IDE1140. Subsequently, signal generated by the FPGA to calibrate the range of the 314 pulse signals are generated by the opening and closing of the measured charge in the system, determining the linearity of 315 analog switch ADG441. The step pulse signal is input to the 272 the system. The FPGA controls the IDE1140 to select the 316 calibration pin of the IDE1140. A first-stage buffer has been test mode. The host system permits the adjustment of calibra- 317 interposed between the serial DAC and the analog switch to tion pulses with amplitudes ranging from 0 V to 2 V. These 318 enhance the signal-driving capability. Through the 2 pF coucommands are decoded and forwarded to the FPGA via USB. 319 pling capacitor integrated with the IDE1140, the calibration rameters of the calibration circuit. There are two trig modes 321 can be calibrated at the same time. By changing the analog for both the standalone test and the beam test. For the stan- 322 switch and "ckb" signal sequentially, all the channels can be dalone test, a simple TTL signal is enough. The external +3.3 323 tested. V trigger signal can be directly inputted to the FPGA through 324 the trigger number, and trigger type, ensuring accurate syn- 327 end. The data packet is 512 × 16 bits in length and is stored chronization and control.

The analog-to-digital conversion circuit is responsible for 329 285 286 digitizing the differential signals outputted by the front-end 330 alities, primarily comprising main control logic, reset and 289 are converted into single-ended signals using an operational 333 nication. The main control logic decodes commands received 290 amplifier. Subsequently, the converted signals are digitized 334 from the USB communication module, including commands




Fig. 4. a Analog-to-digital conversion circuit. b Calibration circuit

which has a throughput rate of 1 MSPS and power consump- 297 ADCs, each set corresponding to 3 IDE1140 chips. The uti-306 consumption characteristics.

As depicted in Fig. 4b, the calibration circuit is utilized Subsequently, the FPGA is responsible for configuring the pa- 320 circuit simulates external charge injection. Only one channel

The scientific data packet includes a packet header, 384 an SMA connector. For the beam test, the trig signal from the 325 channels of ADC values, temperature value, version number, trigger system with I<sup>2</sup>C protocol was used, which included 326 trigger ID, trigger type, trigger sequence number, and packet 328 in the FIFO of the FPGA.

The FPGA logic design corresponds to hardware functionelectronics and transmitting the data to the FPGA unit. Ini- 331 clock management, IDE1140 control, ADC control, calibratially, the differential signals from the front-end electronics 332 tion pulse generation, trigger management, and USB commu-




Fig. 5. a 64 channels of pedestal and RMSE without detector. b Noise slope curve of the IDE1140

335 for setting operational modes, selecting trigger sources, con-369 336 figuring trigger acquisition delay, and setting DAC output amplitudes. The reset and clock management logic is responsible for generating the system's reset signal and the clock signals 339 for various sub-modules. When the system is powered on, 340 the reset signal is set to a low level and the system is reset. After 10  $\mu$ s of power-on, the reset signal becomes high level, indicating that the system has entered a waiting state. The clock management module primarily utilizes the FPGA's internal Digital Clock Manager (DCM) to correct clock offsets, adjust clock phases, reconfigure input clock division, and integrate the processed clock into the global clock network. In this design, the input clock is generated by an external highprecision crystal oscillator with a frequency of 20 MHz. The IDE1140 control logic encompasses two sub-modules that generate the IDE1140 control signal timing for normal mode and test mode. The ADC control logic generates control logic for single analog-to-digital conversions as per device specifications, receives serial data from the ADC and writes digitized data into FIFO buffers. The ADC driver is implemented with a state machine, using a 20 MHz global clock "clk" as 385 the driver signal. The entire conversion process requires 16 clock cycles to complete (0.8 microsec). On the falling edge of the 16th clock signal, ADC returns to the initial state to convert the data of the next channel. The calibration pulse 360 generation logic comprises two sub-modules: DAC control 361 logic and analog switch control logic. The voltage level of 362 the DAC output is configured by the main control module. The analog switch control logic operates during the internal 364 electronic calibration period. The injection of calibration sig-365 nals is accomplished by generating high-speed pulse signals 366 through the use of fast-switching simulated switches. The 367 timing intervals between channel selection and pulse injec-368 tion, as well as pulse widths, are controlled by counters.

## V. PERFORMANCE OF THE READOUT SYSTEM

The mini-FEE board was first designed to facilitate testing of the single-channel pedestal and noise. The FEE board was also designed to participate in the beam test at CERN in 2022.

We performed the pedestal and noise of the system with no signal input. We also studied the noise level of the electronic system under different capacitance loads.

In addition, we performed energy calibration to test the performance of the electronic system. Simulate the circuit of the acquisition system to calculate the dynamic range of the electronic system. Perform internal calibration and external injection tests on the electronic system, and compare the results of both tests with the simulation result.

A cosmic ray muon test system was built in the laboratory to investigate the performance of the readout system for detecting Minimum ionizing particles (MIPs).

# A. Pedestal and noise of miniFEE

In readout electronics, the preamplifier noise has the greatest impact, which can be given by the sum of two components: the intrinsic noise of the preamplifier (noise generated by the electronics without connecting to the silicon detector) and the load noise (defined as the increase in electronic noise when 1 pF capacitance is added to the input).

The mini-FEE board includes the most basic readout circuit. Only one IDE1140 can read out 64 channels of data completely. Capacitors are placed close to the ASIC input pin to reduce the impact of noise.

Using the mini-FEE acquires a pedestal in a certain channel without connecting the detector. The pedestal and the Root Mean Square Error (RMSE) can be achieved by performing Gaussian fitting on the periodic trigger data. As shown in Fig. 5a, We measured 64 channels with pedestal range from 100 to 300 ADC and the RMSE is less than 1.7 ADC (670 e<sup>-</sup>).




Fig. 6. Schematic diagram of internal calibration and external injection




Fig. 7. a Test results of the gain ratio using three methods. b Internal calibration and external injection results for three channels

404 area silicon strip detectors, different load capacitances (0 - 430 0.065 fC/bin. 1000 pF) were mounted between the input channel 25 to the 431 pF load, the input is connected to the ground. Approximately 435 linear fitting for the three test results is less than 1%. 10000 events were acquired, the noise is  $573 e^{-}$  (0.092 fC).

# Dynamic range and linearity of miniFEE

411

The chip manual for IDE1140 indicates that the gain in 412 413 the linear region is 2.6 uA/fC. By simulating the acquisition circuit in TINA, the gain is set to 0.061 fC/bin. 414

As shown in Fig. 6, perform internal calibration testing of the electronic system in test mode. FPGA controls the calibration circuit as shown in Fig. 4b to inject specified amplitude voltage pulse signals into the calibration pin of IDE1140. These signals are then converted into charge signals by the 2 pF internal coupling capacitors of the ASIC chip. Approximately 10000 events were acquired and the certain channel internal calibration result is shown in Fig. 7a. The gain of the internal calibration is 0.062 fC/bin. 423

As shown in Fig. 6c, perform external injection testing of 451 425 the electronic system in normal mode. Using a signal gen-426 erator to produce a square wave with an amplitude of 0-100 452 427 mV and inject it into a certain channel. The rising edge of 453 test. The silicon strip detector designed for the beam test is 428 this square wave is used as the external trigger. Based on 454 shown on the left of Fig. 8. It consists of 400 parallel P<sup>+</sup>

To study the noise level of the readout system under large- 429 Fig. 7a, the external injection gain for a certain channel is

By comparing the circuit simulation, internal calibration, ground. The noise slope curve of the IDE1140 is shown in 432 and external injection results, the electronic system has good Fig. 5b. The equivalent noise charge with a capacitive load 433 linearity in the range of 0-200 fC, and the integral nonof 51 pF is 1034 e<sup>-</sup> (0.166 fC). To measure the noise for 0 434 linearity all less than 3%. Furthermore, the relative error of

> During testing, it was found that the dynamic range of the ASIC is greater than 200 fC. To test the maximum dynamic range of the ASIC, we have modify the gain of the differential amplification circuit as shown in Fig. 3b, and perform internal 440 calibration and external injection tests on the three channels using the same testing method as shown in Fig. 6. The results are shown in Fig. 7b, the linear range is roughly 0-200 fC, 443 consistent with the manual. In the case of ASIC saturation, 444 as the input charge increases, the impedance of the pream-945 plifier becomes larger, leading to a decrease in gain. We ob-446 served that the gain decrease when the input charge over 300 447 fC. After adjustment, the dynamic range can be extended to 448 1200 fC. In future experiments, it may be necessary to adjust 449 the dynamic range of the silicon strip detector readout system 450 from 200 fC to a larger range.

## C. Cosmic-ray test of FEE

The readout system participated in the 2022 CERN beam




Fig. 8. FEE board




Fig. 9. 200 channels of pedestal and RMSE with detector

strips with a thickness of 320  $\mu$ m. 200 readout channels are connected to the silicon strips, and 4 ASICs are wire-bonded. The readout system used a periodic self-trigger to obtain 458 the pedestal and noise. The test results are shown in Fig. 9. 459 It can be observed that the pedestal values of the channels with the detector connected range from 120 to 320 ADC. The <sup>461</sup> RMSE values of the channels are around 5.5 ADC (0.341 fC).




Fig. 10. Block diagram of cosmic ray test system

463 formance of the detector for the minimum ionizing particles 500 whether this method can be used for charge sharing. Addi-




Fig. 11. Cosmic ray spectrum for 4 ASICs

464 (MIPs), as shown in Fig. 10. Two plastic scintillators are 465 placed above and below the detector. The size of the plas-466 tic scintillators were  $12 \times 12 \times 1$  cm<sup>3</sup>, which is bigger than the SCD. Therefore, most signals were baseline. The cosmicrays passing through the upper and lower layers of the plastic scintillator simultaneously will be used as trigger signals to initiate data acquisition of the FEE. Theoretically, the energy distribution of cosmic ray follows a Landau distribution. The 472 spectra were fitted with a Landau convoluted Gaussian func-473 tion.

One muon will produce a most probable value of 23000 474  $e^-h^+$  pairs in a 320- $\mu$ m-thick silicon detector. This readout 476 system shows a gain of 15.4 bin/fC as calculated from a linearity test. Through the analysis of long-term cosmic ray test 478 data, the spectrum can be achieved, as shown in Fig. 11. The 479 red lines on the figure represent the threshold (at 3 RMSE). The most probable parameter of Landau density was located 481 at approximately 33 ADC. The response uniformity of the 4 482 ASICs is good.

# VI. CONCLUSION

The project has successfully developed a silicon strip detector readout system, including the FEE and DAQ. The readout system has 384 channels, with 2 watts of power consumption. This detector can measure 200 strip channels simultaneously at a range of 0 to 200 fC with 0.341 fC RMS noise. After adjustment, the dynamic range of this readout system can be extended to 1200 fC. In future experiments, it may be necessary to adjust the dynamic range from 200 fC to a larger range. We have analyzed the beam test data using the new algorithm, and the charge resolution of proton and carbon is approximately 0.10 and 0.20 c.u. on average using the novel 495 algorithm [38]. The results indicate that the readout system 496 has low noise and high resolution, meeting the detection requirements for high-energy cosmic rays.

In future research, we need to perform more detailed en-A cosmic ray test system was also applied to test the per- 499 ergy calibration for a dynamic range of 1200 fC and verify

501 tionally, this readout system is designed for beam test exper- 504 system with more readout channels based on this research. 502 iments to validate the key basic circuits. The next step will 503 be to design a more complex and complete SCD electronics

### VII. BIBLIOGRAPHY

[1] D. Kyratzis, Overview of the HERD space mission. Phys. Scr. 560 97, 054010 (2022). doi: 10.1088/1402-4896/ac63fc

506

507

508

509

510

511

516

517

518

519

520

521

522

524

525

526

527

528

531

532

533

534

536

547

- [2] P.W. Cattaneo, The space station based detector HERD: pre- 562 cise high energy cosmic rays physics and multimessenger as- 563 [16] Y. Cai, Y. Li, L. Wen et al., Progress of single event tronomy. Nucl. Part. Phys. P. 306-308, 85-91 (2019). doi: 564 10.1016/j.nuclphysbps.2019.07.013
- [3] Y.W. Dong, S.N. Zhang, G. Ambrosi et al., Overall status of 566 512 the high energy cosmic radiation detection facility onboard the 567 [17] J. Sun, Q. Guo, Q. Zheng et al., Radiation response 513 Future China's Space Station. PoS. ICRC2019, (2019). doi: 568 514 10.22323/1.358.0062 515
  - [4] S.N. Zhang, O. Adriani, S. Albergo et al., Introduction to the 570 high energy cosmic-radiation detection (HERD) facility on- 571 [18] X. Xu, F. Teh, C. Lin et al., Characterization of CIAE develboard China's Future Space Station. PoS. ICRC2017, (2017). 572 doi: 10.22323/1.301.1077
  - [5] B. Abbott, R. Abbott, T. Abbott et al., Observation of gravita-116, 061102 (2016). doi: 10.1103/PhysRevLett.116.061102
  - B. Abbott, R. Abbott, T. Abbott et al., Gravitational waves and 577 [20] gamma-rays from a binary neutron star merger: GW170817 578 and GRB170817A. Astrophys. J. Lett. 848, L13 (2017). doi: 579 10.3847/2041-8213/aa920c
  - [7] G. Ambrosi, Q. An, R. Asfandiyarov et al., Direct detection of 581 a break in the teraelectronyolt cosmic-ray spectrum of electrons 582 and positrons. Nature 552, 63-66 (2017). doi: 10.1038/nature24475
  - [8] Y.W. Dong, M. Xu, Z.G. Wang et al., A novel 3-D calorime- 585 ter for the high energy cosmic-radiation detection (HERD) Fa- 586 (2017). doi: 10.22323/1.301.0253
- [9] Y.Y. Dai, X.Z. Cui, X. Liu et al., Study on temperature response 589 535 of the HERD calorimeter cell. Radiat. Detect. Technol. Methods 7, 227–233 (2023). doi: 10.1007/s41605-022-00377-7

590

- L. Pacini, O. Adriani, Y.l. Bai et al., Design and ex- 592 538 [10] pected performances of the large acceptance calorimeter for 593 539 540 10.22323/1.395.0066
- 542 [11] O. Adriani, M. Antonelli, A. Basti et al., Development of 596 the photo-diode subsystem for the HERD calorimeter double- 597 543 readout. J. Instrum. 17, P09002 (2022). doi: 10.1088/1748-544 0221/17/09/P09002
- 546 [12] C. Perrina, P. Azzarello, F. Cadoux et al., FIT: the scintillat- 600 ing fiber tracker of the HERD space mission. PoS. ICRC2021, 601 (2021). doi: 10.22323/1.395.0067
- [13] C. Altomare, P. Fusco, F. Gargano et al., Particle identifica- 603 549 tion capability of Plastic scintillator tiles equipped with SiPMs 604 550 for the High Energy cosmic Radiation Detection (HERD) fa-551 cility. Nucl. Instrum. Methods Phys. Res. Sect. A 983, 164476 (2020). doi: 10.1016/j.nima.2020.164476 553
- 554 [14] P. Hu, Z.G. Wang, F. Gargano et al., A preliminary simula- 608 555 detector design in HERD experiment. Radiat. Detect. Technol. 610 556 Methods 5, 332–338 (2021). doi: 10.1007/s41605-021-00245-557 558
- 559 [15] R.S. Lu, R. Qiao, K. Gong et al., Capacitive cou- 613 [30] G. Barichello, A. Cervera-Villanueva, D.C. Daniels et al., Per-

- pling study of the HERD SCD prototype: preliminary results. IEEE Trans. Nucl. Sci. 71, 1233-1237 (2024). doi: 10.1109/TNS.2024.3376396
- effects and hardening technology of CMOS image sensors. Nucl. Tech. 43, 010502 (2020). doi: 10.11889/j.0253-3219.2020.hjs.43.010502
- characteristics of an embeddable SOI radiation sensor. Nucl. Tech. 42, 120501 (2019). doi: 10.11889/j.0253-3219.2019.hjs.42.120501
- oped double-sided silicon strip detector for charged particles. Nucl. Sci. Tech. 29, 73 (2018). doi: 10.1007/s41365-018-0406-574
- tional waves from a binary black hole merger. Phys. Rev. Lett. 575 [19] C. Perrina, G. Ambrosi, P. Azzarello et al., The tracking system of HERD. PoS. ICRC2019, (2019). doi: 10.22323/1.358.0122
  - S. Ricciarini, PAMELA silicon tracking system: experience and operation. Nucl. Instrum. Methods Phys. Res. Sect. A 582, 892–897 (2007). doi: 10.1016/j.nima.2007.07.116
  - 580 [21] P. Azzarello, G. Ambrosi, R. Asfandiyarov et al., The DAMPE silicon-tungsten tracker. Nucl. Instrum. Methods Phys. Res. Sect. A 831, 378–384 (2016). doi: 10.1016/j.nima.2016.02.077
  - 583 R. Qiao, W.X. Peng, D.Y. Guo et al., Charge reconstruction of the DAMPE Silicon-Tungsten tracker: A preliminary study with ion beams. Nucl. Instrum. Methods Phys. Res. Sect. A 886, 48–52 (2018). doi: 10.1016/j.nima.2018.01.007
- cility onboard China's Future Space Station. PoS. ICRC2017, 587 [23] R. Qiao, W.X. Peng, X.Z. Cui et al., A charge sharing study of silicon microstrip detectors with electrical characterization and SPICE simulation. Adv. Space Res. 64, 2627–2633 (2019). doi: 10.1016/j.asr.2019.07.005
  - 591 [24] J.J. Wei, J.H. Guo, Y.M. Hu, Characterization of silicon microstrip sensors for space astronomy. Nucl. Sci. Tech. 31, 97 (2020). doi: 10.1007/s41365-020-00811-9
- the HERD space mission. PoS. ICRC2021, (2021). doi: 594 [25] X. Xu, F. Teh, C. Lin et al., Characterization of CIAE developed double-sided silicon strip detector for charged particles. Nucl. Sci. Tech. 29, 73 (2018). doi: 10.1007/s41365-018-0406-
  - [26] M. Krammer, H. Pernegger., Signal collection and position 598 reconstruction of silicon strip detectors with 200  $\mu$ m readout pitch. Nucl. Instrum. Methods Phys. Res. A 397, 232-242 (1997). doi: 10.1016/S0168-9002(97)00802-4
  - [27] M. Prest, G. Barbiellini, G Bordignon et al., The AGILE sili-602 con tracker: An innovative  $\gamma$ -ray instrument for space. Nucl. Instrum. Methods Phys. Res. A 501, 280-287 (2003). doi: 10.1016/S0168-9002(02)02047-8
  - 606 [28] R. Turchetta, Spatial resolution of silicon microstrip detectors. Nucl. Instrum. Methods Phys. Res. Sect. A 335, 44–58 (1993). doi: 10.1016/0168-9002(93)90255-G
- tion study of influence of backsplash on the plastic scintillator 609 [29] J. Straver, O. Toker, P. Weilhammer et al., One micron spatial resolution with silicon strip detectors. Nucl. Instrum. Methods. Phys. Res. Sect. A 348, 485 (1994). doi: 10.1016/0168-9002(94)90785-4

- formance of long modules of silicon microstrip detectors. Nucl. 627 614 Instrum. Methods Phys. Res. Sect. A 413, 17-30 (1998). doi: 628 615 10.1016/S0168-9002(98)00481-1 616
- 617 [31] R. He, X.Y. Niu, Y. Wang et al., Advances in nuclear detection 630 and readout techniques. Nucl. Sci. Tech. 34, 20 (2023). doi: 631 [36] Q. Wan, J.H. Guo, X. Xu et al., Design of a high-dynamic-618 10.1007/s41365-023-01359-0 619
- 620 [32] Integrated Sensor Electronics AS (IDEAS) Inc., The product 633 information of IDE1140. https://ideas.no/products/ide1140/
- D. Wang, C. Lin, L. Yang et al., Compact 16-channel inte- 635 622 [33] 623 detectors. Nucl. Sci. Tech. 31, 48 (2020). doi: 10.1007/s41365-637 624 020-00755-0 625
- 626 [34] S. Wang, W. Chen, J.H. Guo et al., Design and testing of a 639

- miniature silicon strip detector. Nucl. Sci. Tech. 31, 7 (2019). doi: 10.1007/s41365-019-0714-z
- 629 [35] ANALOG DEVICES., The AD7476. https://www.analog.com/cn/products/ad7476.html
  - range prototype readout system for VLAST calorimeter. Nucl. Sci. Tech. **34**, 149 (2023). doi: 10.1007/s41365-023-01291-3
- INSTRUMENTS., TLV5638. 634 [37] TEXAS The https://www.ti.com.cn/product/cn/TLV5638
- grated charge-sensitive preamplifier module for silicon strip 636 [38] W.S. Zhang, R. Qiao, R.S. Lu et al., A novel charge reconstruction algorithm applied to the HERD prototype silicon charge detector. Nucl. Instrum. Methods Phys. Res. Sect. A 1064, 169346 (2024). doi: 10.1016/j.nima.2024.169346